# <span id="page-0-0"></span>Runtime Model Predictive Verification on Embedded Platforms<sup>1</sup>

Pei Zhang, Jianwen Li, Joseph Zambreno, Phillip H. Jones, Kristin Yvonne Rozier

Presenter: Pei Zhang

Iowa State University

peizhang@iastate.edu

September 28, 2018

1 / 32

 $\Omega$ 

<sup>1</sup>Work supported by NASA ECF NNX16AR57G and NSF CAREER Award CNS-1552934. 

## **Overview**



**[Introduction](#page-2-0)** 

**•** [Overview](#page-3-0)

#### 2 [Preliminary](#page-5-0)

- **[State Space Model](#page-7-0)**
- 3 [Methodology](#page-8-0)
	- **[Hardware Monitor](#page-8-0)**
	- **[Model Predictive Runtime Verification](#page-10-0)**

2 / 32

 $209$ 

画

メロメ メ御き メミメ メミメ

- **[Evaluation](#page-17-0)** 
	- **•** [Simulation of MPRV](#page-17-0)
	- **[Disturbance Effect](#page-19-0)**
	- [WCET Analysis](#page-24-0)

#### 5 [Conclusion](#page-26-0)

#### [Related Work](#page-30-0)

#### <span id="page-2-0"></span>**Motivation**

- Light weight monitor for embedded platform;
- Unobstrusive to a certified safety-critical system;
- Providing timely information;



3 / 32

 $\left\{ \begin{array}{ccc} 1 & 0 & 0 \\ 0 & 1 & 0 \end{array} \right.$ 

# <span id="page-3-0"></span>Overview of Design Architecture



Figure: High level architecture of model predictive runtime verication.

4 / 32

 $209$ 

K ロ X K @ X K 경 X X 경 X X 경

# <span id="page-4-0"></span>Overview of Design Architecture



Figure: High level architecture of model predictive runtime verication.

5 / 32

 $2990$ 

イロト 不優 ト 不差 ト 不差 トー 差し

# <span id="page-5-0"></span>Extending LTL for Safety Properties: MLTL

**Mission-Time Linear Temporal Logic** (MLTL) reasons about *bounded* timelines:

- finite set of atomic propositions  ${p q}$
- Boolean connectives: ¬, ∧, ∨, and →
- **•** temporal connectives with time bounds:



# <span id="page-6-0"></span>Model Predictive Function  $\mathcal{F} : \Sigma \to \Sigma^*$ .

Definition (Predictive MLTL Semantics)

Let  $\pi$  be a finite trace over  $\Sigma^*$ . The predictive truth value of the MLTL formula  $\varphi$  with respect to  $\pi$ , denoted as  $[\pi \models \varphi]_p$ , is an element of  ${true, false, ?}$  defined as follows:

$$
[\pi \vDash \varphi]_p = \begin{cases} \text{true} & \text{if } \forall \pi' \in \Sigma^* \cdot (\pi \cdot \mathcal{F}(\pi) \cdot \pi') \vDash \varphi; \\ \text{false} & \text{if } \forall \pi' \in \Sigma^* \cdot (\pi \cdot \mathcal{F}(\pi) \cdot \pi') \not\models \varphi; \\ ? & \text{(skip) Otherwise.} \end{cases}
$$

7 / 32

イロト 不優 ト 不思 ト 不思 トー 理

# <span id="page-7-0"></span>State Space Model

A discrete state-space model defines what state a system will be in one-time step into the future:

$$
x_{k+1} = A x_k + B u_k \tag{1}
$$

$$
y_k = Cx_k + Du_k \tag{2}
$$

- $x_k$  represents the state of the system at time k
- $\bullet$   $u_k$  represents the input acting on the system at time k
- $\bullet$   $v_k$  represents outputs of the system at time  $k$
- A is a matrix that defines the internal dynamics of the system
- $\bullet$  B is a matrix that defines how the input acting upon the system impact its state
- $\bullet$  $\bullet$  C is a matrix that transforms states of the [sy](#page-6-0)s[te](#page-8-0)[m](#page-6-0) [i](#page-7-0)[n](#page-8-0)t[o o](#page-7-0)[u](#page-7-0)t[p](#page-5-0)uts  $(y_k)$  $(y_k)$  $(y_k)$

# <span id="page-8-0"></span>Abstract Syntax Tree (AST)

Q: How can we check MLTL satisfication in hardware? Compile the MLTL formula into assembly code: e.g.  $\square_{[0,2]}(.a0)$ 



Each instruction are stored in a data structure called Shared Connection Queue (SCQ).

9 / 32

K ロ X K @ X K 할 X K 할 X ( 할 X

#### Computation Core



<span id="page-9-0"></span>Figure: Hardware design for embedded MLTL observer processor.

<span id="page-10-0"></span>

#### Step 1

Convert sensor data into atomic propositions (APs) using predefined atomic conversion functions.



#### Step 2

Observer processing core conducts runtime verification over the newly received APs.

> $\left\{ \begin{array}{ccc} 1 & 0 & 0 \\ 0 & 1 & 0 \end{array} \right.$  $\Omega$ 12 / 32



#### Step 3

Model Predictive Control (MPC) for a specified prediction horizon length is executed to estimate future states of the system.

13 / 32

 $\Omega$ 

 $\left\{ \begin{array}{ccc} 1 & 0 & 0 \\ 0 & 1 & 0 \end{array} \right.$ 



#### Step 4 Contents of the SCQs are cached.



#### Step 5

Observer processing core conducts runtime verification over the generated trace of estimated future system states.



#### Step 6

Restore cached SCQs contents. Thereby, placing the observer processing core back into its original state.

<span id="page-16-0"></span>

#### Step 7

Return to step 1), once the next sensor sampling period starts.

## <span id="page-17-0"></span>MPRV on Moving a Point Mass



Figure: Model predictive control of the height of a point mass.

Control input force  $\in$  [-1N, 1N].

Cost weighting: 2 with the error in mass position and 1 with its speed. Prediction horizon: 100.

Controller actuation update rate to 10 Hz.

- a0: absolute speed  $< 0.1 \text{m/s}$ .
- $a1:$  absolute value of trajectory error  $< 0.08$ m.



Figure: MPRV responsiveness for different prediction horizons: No prediction, 10 steps (1s), 50 steps (5s).



#### <span id="page-19-0"></span>**Disturbance**



Figure: Unexpected disturbance taken place during control. The disturbance is marked in by the yellow rectangle.

an external disturbance force being applied at time 14.6s and 35.0s.

- a0: absolute speed  $< 0.5 \text{m/s}$ .
- a1: absolute value of trajectory error  $< 0.04$ m.

#### **Disturbance**



Figure: Comparasion between MPRV and normal RV with disturbance.

#### **Disturbance**



Figure: Comparasion between MPRV and normal RV with disturbance.

23 / 32

K ロ ▶ K 個 ▶ K 君 ▶ K 君 ▶ 「君」 約9.09

## <span id="page-22-0"></span>Utilize the MPRV Predictions under Disturbance

- **Q** Case 1: Disturbance instantly breaks MLTL rule.
- **2** Case 2: Disturbance does not instantly break the MLTL rule.
- Case 3: Disturbance adverts the system from breaking the MLTL in the future.

# <span id="page-23-0"></span>Sensor Noise and Prediction Horizon Length



Figure: Impact of sensor noise and prediction horizon length on MPRV accuracy.

a0: absolute value of trajectory error < [0.](#page-16-0)04m a1: absolute value of trajectory error < 0.[08](#page-17-0)[m](#page-23-0) a3: absolute speed  $> 0.6$  m/s a2: ab[s](#page-24-0)olute value of trajectory error  $< 0.20$  $< 0.20$  $< 0.20$ m<br[>](#page-24-0)a4: position  $> 1.0$  m/s ad: absolute speed  $\triangleright$  0.0 m/s 24/32 adjacency of  $\frac{1}{24}$  is the set of  $\frac{1}{24}$  / 32 adjacency o

# <span id="page-24-0"></span>Worst Case Execution Time (WCET) Analysis

$$
\mathcal{N}.t = t_{basic} + t_{loop} * \mathcal{N}.\mathcal{X} \le C * \mathcal{N}.\mathcal{X}
$$
 (3)

where,

$$
\mathcal{N}.\mathcal{X} = \begin{cases} \sum(\mathcal{N}.iSCQ) & \mathcal{N} \text{ is binary operator} \\ P+1 & \mathcal{N} \text{ is unary operator} \end{cases}
$$
(4)

 $t_{basic}$  is the time for 'Fetch Instruction' and 'Increase PC' etc. in Fig. [3\(](#page-9-0)b)  $t_{loop}$  is the time for 'Observer Algorithm'

C is a constant associated with the hardware computation core pipeline. In our design, the execution time is bounded by  $C = 24e^{-8}$ (unit: second)<sup>2</sup>.

<sup>&</sup>lt;sup>2</sup>Based on our hardware running at a clock frequency [of](#page-23-0) [10](#page-25-0)[0](#page-23-0) [M](#page-24-0)[H](#page-25-0)[z.](#page-23-0)  $\geq$   $\geq$   $\geq$ 25 / 32

<span id="page-25-0"></span>

Figure: Relationship between  $\mathcal{N} \mathcal{X}$  and prediction horizon length for MLTL formulas of varying complexity.

26 / 32

MPRV computational complexity:  $\mathcal{O}(max(S, n * P))$ ,  $S$  is the total SCQ memory usage,  $n$  is the total number of operators,  $P$  is the prediction step length. K ロト K 御 ト K 君 ト K 君 ト

## <span id="page-26-0"></span>Summary of Work

The primary contribution of this work is providing predictive runtime verificaiton based on system model:

- $\bullet$  extension to an existing state-of-the-art RV tool,  $R2U2$ ;
- better mitigation of faults by enabling future-time requirements to be evaluated;
- hardware realiable by bounding resource usage;

# The End

K ロ > K 御 > K 聖 > K 聖 > 『 皂』 の Q Q → 28 / 32

#### References I

- <span id="page-28-3"></span>Ebru Aydin Gol, Mircea Lazar, and Calin Belta, Temporal logic model predictive control, Automatica 56 (2015), 78–85.
- <span id="page-28-2"></span>Hong Lu and Alessandro Forin, The design and implementation of p2v, an architecture for zero-overhead online verification of software programs, Tech. Report MSR-TR-2007-99, Microsoft Research, August 2007.
- <span id="page-28-0"></span>Gary Nutt, Tutorial: Computer system monitors, Computer 8 (1975), no. 11, 51–61.
- <span id="page-28-1"></span>R. Pellizzoni, P. Meredith, M. Caccamo, and G. Rosu, Hardware runtime monitoring for dependable cots-based real-time embedded systems, 2008 Real-Time Systems Symposium, Nov 2008, pp. 481–491.

#### References II

- <span id="page-29-1"></span>Vasumathi Raman, Alexandre Donzé, Mehdi Maasoumy, Richard M Murray, Alberto Sangiovanni-Vincentelli, and Sanjit A Seshia, Model predictive control with signal temporal logic specifications, Decision and Control (CDC), 2014 IEEE 53rd Annual Conference on, IEEE, 2014, pp. 81–87.
- <span id="page-29-0"></span>Thomas Reinbacher, Kristin Yvonne Rozier, and Johann Schumann, Temporal-logic based runtime observer pairs for system health management of real-time systems, International Conference on Tools and Algorithms for the Construction and Analysis of Systems, Springer, 2014, pp. 357–372.

#### <span id="page-30-0"></span>Hardware Monitor for Temporal Logic

Related Hardware Monitor:

1975 as Nutt [\[Nut75\]](#page-28-0) proposed using hardware to monitor computer systems.

31 / 32

K ロンス 御 > ス ヨ > ス ヨ > ニ ヨ

- An FPGA-based hardware monitor, called BusMOP [\[PMCR08\]](#page-28-1).
- Hong created an automated tool, called P2V [\[LF07\]](#page-28-2).
- R2U2: soft-coded hardware monitor [\[RRS14\]](#page-29-0).

## <span id="page-31-0"></span>Predictive Runtime Verification

Interdisciplinary work between RV and control.

- Model Predictive Control with Signal Temporal Logic Specifications [\[RDM](#page-29-1)<sup>+</sup> 14].
- Temporal logic model predictive control [\[GLB15\]](#page-28-3)